




PCT/IB 03 / 06 02 6

(08.12.03)



INVESTOR IN PEOPLE



The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.


## PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

Signed

Dated

3 November 2003



**BEST AVAILABLE COPY**

Patents Form 1/77

Patents Act 1977  
(Rule 16)

The  
Patent  
Office

THE PATENT OFFICE  
M

15 OCT 2003

NEWPORT

1/77

**Request for grant of a patent**  
(See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office

Cardiff Road  
Newport  
Gwent NP10 8QQ

1. Your reference PHGB030189GBP 15 OCT 2003

2. Patent application number  
(The Patent Office will fill in this part) 0324099.1

3. Full name, address and postcode of the or of each applicant (underline all surnames)  
  
Patents ADP Number (if you know it)  
  
If the applicant is a corporate body, give the country/state of its incorporation

KONINKLIJKE PHILIPS ELECTRONICS N.V.  
GROENEWOUDSEWEG 1  
5621 BA EINDHOVEN  
THE NETHERLANDS  
07419294001

THE NETHERLANDS

4. Title of the invention MANUFACTURE OF TRENCH-GATE SEMICONDUCTOR DEVICES

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Philips Intellectual Property & Standards  
Cross Oak Lane  
Redhill  
Surrey RH1 5HA

Patents ADP number (if you know it)

08359655001

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number	Country	Priority Application number	Date of filing
	UK	0229210.0	14/12/02

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application	Number of earlier application	Date of filing (day/month/year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer "Yes" if:

a) any applicant named in part 3 is not an inventor, or

b) there is an inventor who is not named as an applicant, or

c) any named applicant is a corporate body.

See note (d))

YES

## Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.  
Do not count copies of the same document.

Continuation sheets of this form

Description

11 ✓

Claims(s)

3 ✓ *hm*

Abstract

1 ✓

Drawings

3 *only* ✓

10. If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents

Statement of inventorship and right

to grant of a patent (*Patents Form 7/77*)

Request for preliminary examination and

search (*Patents Form 9/77*)

Request for substantive examination

(*Patents Form 10/77*)

Any other documents

(*Please specify*)

11. I/We request the grant of a patent on the basis of this application.

Signature

*D. J. Sharrock*

Date

14 OCT 03

12. Name and daytime telephone number of person to contact in the United Kingdom

01293 815399

D. J. SHARROCK

### Warning

*After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.*

### Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.*
- Write your answers in capital letters using black ink or you may type them.*
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.*
- If you have answered "Yes" Patents Form 7/77 will need to be filed.*
- Once you have filled in the form you must remember to sign and date it.*
- For details of the fee and ways to pay please contact the Patent Office.*

DESCRIPTION

MANUFACTURE OF TRENCH-GATE  
SEMICONDUCTOR DEVICES

5

The present invention relates to methods of manufacturing trench-gate semiconductor devices.

10        Figure 1 of the accompanying drawings show a schematic cross-section view of a known trench-gate form of vertical MOSFET power transistor semiconductor device. The device 1 comprises a silicon semiconductor body 10 with top and bottom major surfaces 10a, 10b, a first conductivity type drain region 11 and a first conductivity type drain drift region 12.

15        Figure 1 shows the lateral extent (the cell pitch) of one complete transistor cell TC and part of an adjacent transistor cell at either side of the cell TC. Two sections are shown of a peripheral insulated gate structure G located in a trench 20 at the boundary between each two adjacent transistor cells. The trench-gate structure G extends vertically through a channel-accommodating second, opposite, conductivity, type body region 23 into the drain drift region

20

---

12, and has silicon oxide gate insulation 21A, 21B respectively at the side walls and at the bottom of the trench 20 and conductive gate material 22 in the trench 20 within the gate insulation 21A, 21B. A source region 24, of the first conductivity type, is present in each transistor cell under the top major surface

25        10a and adjacent the trench gate 21A, 21B, 22. Thus the source region 24 and the drain drift region 12 are vertically separated by the channel-accommodating body region 23 adjacent the side walls of the trench-gate provided by the peripheral insulated gate structure G. This enables a vertical conduction channel 23a to be formed in the body portion 23 adjacent the side

30        wall gate insulation 21A when a suitable gate potential is applied to the gate material 22 in the on-state of the device 1, whereby current flows in a path in

each transistor cell from the source region 24 vertically through the conduction channel 23a to the drain drift region 12.

An insulating region 25 is provided over the gate structure G. Source metallisation 18 contacting all of the source regions 24 is provided on the first major surface 10a over the insulating region 25 to provide a source electrode S. Although not shown, electrical connection to the insulated gate structure G is provided by extending the side wall gate insulation 21A from the trenches 20 on to the top surface 10a of the semiconductor body 10 in an inactive area outside the active transistor cell area and extending the gate material 22 on to this top surface insulating layer where it is contacted by metallisation to provide a gate electrode. A metallisation layer 19 forms an ohmic contact with the drain region 11 so as to provide a drain electrode D.

The cross-section view shown in Figure 1 applies equally to each of two cell geometries which are known for trench-gate devices. Figure 2 of the accompanying drawings shows a plan view of an open-cell geometry having a one-dimensionally repetitive pattern in which the trench-gates G1 are parallel stripes which each extend across the active area of the device at the peripheries of open stripe-shaped transistor cells TC1. In this case Figure 1 shows a cross-section view along the line II-II of Figure 2. Figure 3 of the accompanying drawings shows a plan view of a closed-cell geometry having a two-dimensionally repetitive pattern in which the trench-gate structure G over the active area of the device surrounds closed polygonal transistor cells TC2 and comprises a trench network including segment trench regions G2S adjacent sides of the transistor cells TC2 and intersection trench regions G2I adjacent corners of the transistor cells TC2. In this case Figure 1 shows a cross-section view along the line III-III of Figure 3 in which the closed cells are square shaped. Another commonly used closed polygonal transistor cell is hexagonal shaped, a cross-section view of which would again be as shown in Figure 1. Figures 2 and 3 show the active cell area dimensions of the transistor cells for both the open-cell and closed-cell geometries which are the trench width T, the semiconductor mesa width M between trenches and the cell pitch P which is the sum of T and M.

A desirable property for power transistors is to have good switching performance, that is fast switching and low switching losses when the device is turned on and turned off. This is particularly important where the power transistor is to be used in the output stage of a power supply, for example a voltage regulation module (VRM), where it is continuously turned on and off at very high frequency. This good switching performance depends particularly on the device having a low gate-drain capacitance. A limitation in this respect for the trench-gate device is the contribution to gate-drain capacitance added by the gate insulation at the bottom of the trench. The possibility of reducing the device gate-drain capacitance by increasing the thickness of the trench bottom insulation is known, for example from US-A-4,992,390 and from WO-A-2003/043089 (our reference PHNL020937), and Figure 1 of the accompanying drawings shows that, for this purpose, the silicon oxide gate insulation 21B at the trench bottom is thicker than the silicon oxide gate insulation 21A at the trench sidewalls.

Methods are known for manufacturing trench-gate devices as indicated above with thicker gate insulation at the trench bottoms. US-A-6,291,298 proposes directional deposition of more silicon oxide at the bottom of the trench than on the sidewalls, and alternatively proposes deposition of polysilicon in the trench which is then etched back to leave a portion at the bottom of the trench which portion is then oxidised. US-A-6,444,528 proposes forming a second trench at the bottom of the trench and growing selective oxide in the second trench to form the thicker bottom gate insulation. We consider that there is a need for a further, different, method for manufacturing trench-gate devices with thicker gate insulation at the trench bottoms.

According to the present invention there is provided a method of manufacturing a trench-gate silicon semiconductor device, the method including forming trenches in a semiconductor body in an active transistor cell area of the device, the trenches each having a trench bottom and trench sidewalls, and providing silicon oxide gate insulation in the trenches such that the gate insulation at the trench bottoms is thicker than the gate insulation at

the trench sidewalls, wherein the method includes, after forming the trenches, the steps of:

- (a) forming a silicon oxide layer at the trench bottoms and trench sidewalls;
- 5 (b) depositing a layer of doped polysilicon adjacent the trench bottoms and trench side walls;
- (c) forming silicon nitride spacers on the doped polysilicon adjacent the trench sidewalls leaving the doped polysilicon exposed at the trench bottoms;
- 10 (d) thermally oxidising the exposed doped polysilicon to grow said thicker gate insulation at the trench bottoms;
- (e) removing the silicon nitride spacers; and
- (f) providing gate conductive material within the trenches.

In a first embodiment of the invention step (b) deposits the layer of  
15 doped polysilicon on the silicon oxide layer formed in step (a), and step (d) grows the thicker gate insulation below the nitride spacers.

A second embodiment of the invention includes the further step (g) of forming a silicon nitride layer at the trench bottoms and trench sidewalls on the silicon oxide layer which has been formed in step (a), wherein step (b)  
20 deposits the layer of doped polysilicon on the silicon nitride layer formed in step (g) such that the silicon nitride layer at the trench bottoms limits the downward growth of the thicker gate insulation in step (d), and wherein the silicon nitride layer is removed from the trench sidewalls before depositing gate conductive material in step (f).

25 One important advantage of the method of the present invention is that the final thickness of the thicker silicon oxide gate insulation at the trench bottoms is well controlled by the thickness of the layer of doped polysilicon deposited in step (b), and then exposed in step (c) taking into account the oxidation time and temperature in step (d). In the first embodiment the  
30 oxidation process can be controlled so that after the bottom exposed doped polysilicon has been oxidised then only a small amount of the silicon under the trench bottom is oxidised. In the second embodiment the downward oxidation

growth of the thicker gate insulation is completely controlled by the silicon nitride layer at the trench bottom. In comparison with the method according to the present invention, the prior art proposal for directional deposition of silicon oxide at the bottom of the trench is difficult to achieve as well as to control, in  
5 the prior art proposal to deposit polysilicon and then etch it back before oxidation it is difficult to control the etch back to produce a required thickness, and the prior art proposal to form a second trench in which the thicker bottom gate insulation is formed is a complex method.

Another important advantage of the method of the present invention lies  
10 in the use of doped polysilicon rather than undoped polysilicon for the layer which is deposited in step (b) and then thermally oxidised in step (d). Doped polysilicon oxidises faster than undoped silicon and therefore lower temperatures and shorter oxidation times can be used which reduces the thermal budget of the process and lessens the risk of this oxidation causing  
15 unwanted diffusion of the substrate doping of the device and also unwanted diffusion of implantations which may be present in the device at that stage such as the channel accommodating body region (23 as shown in Figure 1). In particular, highly doped polysilicon oxidises much faster than undoped polysilicon at low temperatures.

20 In the method of present invention the doped polysilicon deposited in step (b) is preferably greater than  $5 \times 10^{19} \text{cm}^{-3}$  As or P doped polysilicon, and furthermore in step (d) the doped polysilicon is thermally oxidised preferably at a temperature in the range  $650\text{--}850^\circ\text{C}$ , in particular  $700\text{--}800^\circ\text{C}$ . For polysilicon doped to this level the oxidation time can be reduced by a factor of 10 at these  
25 low temperatures compared with the oxidation time for undoped polysilicon.

According to the present invention there is also provided a trench-gate semiconductor device manufactured by the method as specified above.

An embodiment of a device in accordance with the present invention may be defined as a trench MOSFET comprising:

- 30
- a drain region of first conductivity type;
  - a body region over the drain region;
  - a trench extending from a first major surface through the body region;



source regions laterally adjacent to the trench at the first major surface;  
thermal gate oxide on the side walls of the trench;  
a gate electrode in the trench insulated from the body region by the  
gate oxide;

5 and a thick oxide plug formed of oxidised doped polysilicon at the base  
of the trench extending into the drain region.

As explained above, the present invention is primarily directed to  
reducing the contribution to gate-drain capacitance added by the gate  
insulation at the bottom of the trench in a trench-gate device, particularly  
10 bearing in mind the desirable property of good switching performance for  
power transistors. Another desirable property for power transistors is to have a  
low specific on-state resistance. For low and medium voltage power  
transistors, that is with a drain-source breakdown reverse voltage of up to  
respectively about 50 volts and about 200 volts, the specific on-state  
15 resistance of the device is to a large extent dependent on the sum total of the  
conducting channel peripheries. Thus for a given size of the device, that is a  
given active transistor cell area, a larger number of transistor cells in that  
active area leads to a lower specific on-state resistance. For a given size of  
device a trench-gate structure vertical MOSFET device can have more  
20 transistor cells and a lower specific on-state resistance than a double diffused  
planar gate vertical MOSFET device (VDMOS).

For low and medium voltage trench-gate vertical power transistors, both  
open cell type and closed cell type, the number of cells in the active device  
area is made larger primarily by decreasing the cell pitch (P as shown in  
25 Figures 2 and 3). A disadvantage of doing this is that the amount of trenches  
in a given area increases and thus the gate-drain capacitance increases since  
this is partly determined by the trench bottom area. This disadvantage  
becomes particularly important for currently proposed devices in which the cell  
pitch is less than 2 micron, for example 1 micron, and it is difficult to achieve  
30 the target low gate-drain capacitance for these devices. The reduction of gate-  
drain capacitance by providing thicker gate insulation at the trench bottoms  
using the method of the present invention is therefore particularly

advantageous for devices having the currently proposed small cell pitch as just mentioned.

In the case where a vertical power transistor manufactured by the method of the present invention is a closed cell device, it may be defined as  
5 having a trench network which includes segment trench regions adjacent sides of the transistor cells, wherein said trenches in which the gate insulation is thicker at said trench bottoms than the gate insulation at said trench sidewalls comprise the segment trench regions. Referring back to Figure 3 of the accompanying drawings which shows the just specified segment trench  
10 regions G2S and intersection trench regions G2I adjacent corners of the cells it will be appreciated that, for a given thickness, gate insulation at the bottom of the segment trench regions contributes more to the gate-drain capacitance of the device than gate insulation at the bottom of the intersection trench regions. Thus in the device as just defined the trenches in which the gate  
15 insulation is thicker at said trench bottoms includes the segment trench regions, and these trenches optionally may also include the intersection trench regions.

The above-defined first and second embodiments of the method of the  
20 present invention will now be described in detail with reference to the accompanying drawings, in which:

Figure 1 shows a schematic cross-section view of a known trench-gate MOSFET as has been described above;

25 Figure 2 shows a plan view of an open cell geometry with the line II-II indicating the cross-section of Figure 1;

Figure 3 shows a plan view of a closed square cell geometry with the line III-III indicating the cross-section of Figure 1;

30 Figure 4A to 4D show steps in a method of manufacturing a trench-gate semiconductor device according to a first embodiment of the present invention; and

Figures 5A to 5D show steps in a method of manufacturing a trench-gate semiconductor device according to a second embodiment of the present invention.

5        Figures 4A to 4D show steps in a method of manufacturing a trench-gate semiconductor device according to a first embodiment of the present invention.

Referring now to Figure 4A, a monocrystalline silicon semiconductor body 10 with top and bottom major surfaces 10a and 10b is formed with an n+  
10    type drain region substrate 11 on which is grown an epitaxial n type drain drift region 12. A p type channel-accommodating body region 23 may then formed by implantation and diffusion into the drain drift region 12 or by epitaxial growth on top of the drift region 12. N+ type regions providing source regions 24 for transistor cells to the sides of trenches 20 are preferably implanted after  
15    the process steps shown in Figures 4A to 4D and are therefore shown with dotted lines. The regions and their reference signs just referred to correspond to the referenced regions of the known device already shown in and described with reference to Figure 1. Trenches 20, one of which is shown in Figure 4A, are then etched from the top major surface 10a through the p body region 23  
20    and into the drain drift region 12. A layer of silicon dioxide 21 is then deposited or grown, preferably grown, on the top surface 10a and on the side walls and bottom of each trench 20.

Referring now to Figure 4B, a layer 31 of doped polysilicon is then deposited on top of the silicon body and adjacent the trench bottoms and  
25    sidewalls, that is in this embodiment directly on to the silicon oxide layer 21. The polysilicon layer 31 is preferably highly doped, that is greater than  $5 \times 10^{19} \text{cm}^{-3}$ , e.g.  $1 \times 10^{20} \text{cm}^{-3}$ , As or P doped. The thickness of the doped polysilicon layer 31 is chosen to provide an oxidised layer, as will be described with reference to Figure 4C, of approximately double thickness and is initially  
30    for example 100nm. A relatively thin, e.g. 20nm, layer of silicon nitride is then deposited and anisotropically etched to form silicon nitride spacers 32 on the

doped polysilicon 31 adjacent the trench sidewalls leaving the doped polysilicon exposed at the trench bottoms.

Referring now to Figure 4C, the exposed doped polysilicon is then thermally oxidised to grow thicker silicon dioxide 33 at the top of the body 10 and, as gate-drain insulation, at the trench bottoms below the nitride spacers 32. During this step, the nitride spacers 32 protect the polysilicon layer 31 and the silicon dioxide layer 21 at the side walls of the trenches from oxidation and thickening. This step of thermal oxidation is preferably a wet oxidation at a temperature in the range 650-850°C, preferably 700-800°C.

The final thickness, for example 200nm, of the thicker silicon dioxide insulation 33 at the trench bottoms is well controlled by the thickness of the initial layer 31 of doped polysilicon deposited and then exposed as described with reference to Figure 4B taking into account the oxidation time and temperature. The oxidation process can be controlled so that after the bottom exposed doped polysilicon has been oxidised then only a small amount of the silicon under the trench bottom is oxidised. For polysilicon doped to the level indicated, the oxidation time at the temperatures indicated may be reduced by a factor of 10 compared with the oxidation time which would be required for undoped silicon. This reduction in the thermal budget lessens the risk of this oxidation causing unwanted diffusion of the substrate 12 doping and also unwanted diffusion of the p body 23 (if already implanted) present in the device at that stage.

Referring now to Figure 4D, the nitride spacers 32 are then removed, for example with a wet etch, and then the trenches are filled with deposited or grown gate conductive material 34, for example doped polysilicon. The thicker gate insulation 33 at the trench bottoms provides the thicker gate insulation 21B as shown in Figure 1, and the silicon dioxide 21 initially grown as described with reference to Figure 4A is retained as the trench side wall gate insulation 21A as shown in Figure 1. The doped polysilicon layer 31 at the sidewalls of the trenches which was protected from oxidation by the nitride spacers 32 can be left so as to form, together with the conductive material 34, a gate electrode for the device. In an alternative method, the silicon dioxide 21

at the trench side walls as shown in Figure 4D can be a sacrificial oxide which, after removal of the layer 31 from the trench sidewalls, is removed with a wet etch which will leave most of the thicker silicon oxide gate insulation 33 at the trench bottoms, and then silicon oxide gate insulation can be grown at the trench side walls. This alternative needs more process steps, and so is not preferred. The oxide 33 on the top surface 10a of the device is removed or etched back later in the process of making the device which includes providing, as shown in Figure 1, the insulating region 25 over the gate conductive material 34 (22 as shown in Figure 1), the source region 24 implantation and diffusion (preceded by the p body 23 implantation and diffusion if the p body has not previously been implanted), the source metallisation 18, a gate connection and the drain metallisation 19.

Figures 5A to 5D show steps in a method of manufacturing a trench-gate semiconductor device according to a second embodiment of the present invention.

Referring now to Figure 5A, a silicon semiconductor body 10 with a drain region substrate 11, a drain drift region 12, a p body region 23, a trench 20 and a layer of silicon dioxide 21 is formed in the same manner as has been described above with reference to Figure 3A. A silicon nitride layer 41 is also formed at the trench bottoms, the trench side walls and the top of the body 10 on the silicon oxide layer 21.

Referring now to Figure 5B, a layer of doped polysilicon 31 and nitride spacers 32 are formed in the same manner as has been described above with reference to Figure 4B but in this case on the nitride layer 41. The doped polysilicon layer 31 is exposed at the trench bottom, but with the nitride layer 41 between the exposed doped polysilicon layer 31 and the silicon dioxide layer 21 at the trench bottom.

Referring now to Figure 5C, the exposed doped polysilicon layer 31 is thermally oxidised in the same manner as has been described above with reference to Figure 4C but in this case the silicon nitride layer 41 at the trench bottoms limits the downward growth of the thicker silicon dioxide gate insulation 33 at the trench bottoms.

Referring now to Figure 5D, the silicon nitride spacers 32, the doped polysilicon layer 31 and the silicon nitride layer 41 at the sidewalls of the trenches are removed. The silicon dioxide 21 may be retained as the trench sidewall gate insulation, as is shown in Figure 5D, or it may be a sacrificial oxide which is removed before growing silicon oxide gate insulation at the trench sidewalls. The trenches are then filled with deposited or grown gate conductive material 34 to form a gate electrode for the device. In this case the silicon nitride layer 41 will be left in the bottom of the trenches and on top of the body 10. This will not do any harm to the device performance.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the art, and which may be used instead of or in addition to features already described herein.

Although Claims have been formulated in this Application to particular combinations of features, it should be understood that the scope of the disclosure of the present invention also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any Claim and whether or not it mitigates any or all of the same technical problems as does the present invention.

Features which are described in the context of separate embodiments may also be provided in combination in a single embodiment. Conversely, various features which are, for brevity, described in the context of a single embodiment, may also be provided separately or in any suitable subcombination. The Applicants hereby give notice that new Claims may be formulated to such features and/or combinations of such features during the prosecution of the present Application or of any further Application derived therefrom.

## CLAIMS

1. A method of manufacturing a trench-gate silicon semiconductor device (1), the method including forming trenches (20) in a semiconductor body (10) in an active transistor cell area of the device, the trenches (20) each having a trench bottom and trench sidewalls, and providing silicon oxide gate insulation (21A, 21B) in the trenches such that the gate insulation (21B, 33) at the trench bottoms is thicker than the gate insulation (21A, 21) at the trench sidewalls, wherein the method includes, after forming the trenches (20), the steps of:
- (a) forming a silicon oxide layer (21) at the trench bottoms and trench sidewalls;
  - (b) depositing a layer of doped polysilicon (31) adjacent the trench bottoms and trench side walls;
  - (c) forming silicon nitride spacers (32) on the doped polysilicon (21) adjacent the trench sidewalls leaving the doped polysilicon exposed at the trench bottoms;
  - (d) thermally oxidising the exposed doped polysilicon to grow said thicker gate insulation (33) at the trench bottoms;
  - (e) removing the silicon nitride spacers (32); and
  - (f) providing gate conductive material (34) within the trenches.

2. A method as claimed in claim 1, wherein step (b) deposits the layer of doped polysilicon (31) on the silicon oxide layer (21) formed in step (a), and wherein step (d) grows the thicker gate insulation (33) below the nitride spacers (32).

3. A method as claimed in claim 1, including the further step (g) of forming a silicon nitride layer (41) at the trench bottoms and trench sidewalls on the silicon oxide layer (21) which has been formed in step (a), wherein step (b) deposits the layer of doped polysilicon (31) on the silicon nitride layer (41) formed in step (g) such that the silicon nitride layer (41) at the trench bottoms

limits the downward growth of the thicker gate insulation (33) in step (d), and wherein the silicon nitride layer (41) is removed from the trench sidewalls before depositing gate conductive material (34) in step (f).

5           4.     A method as claimed in any one of claims 1 to 3, wherein the silicon oxide layer (21) formed at the trench sidewalls in step (a) is retained as trench sidewall gate insulation (21A) before depositing gate conductive material (34) in step (f).

10           5.     A method as claimed in any one of claims 1 to 4, wherein the doped polysilicon (31) deposited in step (b) is greater than  $5 \times 10^{19} \text{cm}^{-3}$  As or P doped polysilicon.

15           6.     A method as claimed in any one of claims 1 to 5, wherein in step (d) the doped polysilicon (31) is thermally oxidised at a temperature in the range  $650\text{-}850^\circ\text{C}$ .

20           7.     A method as claimed in claim 6, wherein the oxidation temperature range is  $700\text{-}800^\circ\text{C}$ .

8.     A trench-gate silicon semiconductor device (1) manufactured by the method as claimed in any one of claims 1 to 7.

25           9.     A device as claimed in claim 8, wherein the device is a vertical power transistor.

10.     A device as claimed in claim 9, wherein the transistor cells have a cell pitch less than 2 micron.

30           11.     A device as claimed in claim 9 or claim 10, wherein the device (1) has a plurality of electrically parallel closed transistor cells (TC2) configured in a two-dimensionally repetitive pattern in the active area of the



device, wherein a trench network includes segment trench regions (G2S) adjacent sides of the transistor cells (TC2), and wherein said trenches (20) in which the gate insulation is thicker (21B, 33) at said trench bottoms than the gate insulation at said trench sidewalls (21A, 21) comprise the segment trench regions (G2S).

12. A method of manufacturing a trench-gate silicon semiconductor device substantially as herein described with reference to and as shown in Figures 1, 2, 3, and 4A to 4D of the accompanying drawings.

10

13. A method of manufacturing a trench-gate silicon semiconductor device substantially as herein described with reference to and as shown in Figures 1, 2, 3, and 4A to 4D, as modified by Figures 5A to 5D, of the accompanying drawings.

15

---




ABSTRACT

MANUFACTURE OF TRENCH-GATE  
SEMICONDUCTOR DEVICES

5

A method of manufacturing a trench-gate semiconductor device (1), the method including forming trenches (20) in a semiconductor body (10) in an active transistor cell area of the device, the trenches (20) each having a trench bottom and trench sidewalls, and providing silicon oxide gate insulation (21A, 21B) in the trenches such that the gate insulation (21B, 33) at the trench bottoms is thicker than the gate insulation (21A, 21) at the trench sidewalls in order to reduce the gate-drain capacitance of the device. The method includes, after forming the trenches (20), the steps of: (a) forming a silicon oxide layer (21) at the trench bottoms and trench sidewalls; (b) depositing a layer of doped polysilicon (31) adjacent the trench bottoms and trench sidewalls; (c) forming silicon nitride spacers (32) on the doped polysilicon (21) adjacent the trench sidewalls leaving the doped polysilicon exposed at the trench bottoms; (d) thermally oxidising the exposed doped polysilicon to grow said thicker gate insulation (33) at the trench bottoms; (e) removing the silicon nitride spacers (32); and (f) depositing gate conductive material (34) within the trenches to form a gate electrode for the device. The final thickness of the thicker gate insulation (33) at the trench bottoms is well controlled by the thickness of the layer of doped polysilicon (31) deposited in step (b). Also the doped (preferably greater than  $5 \times 10^{19} \text{cm}^{-3}$ ) polysilicon oxidises fast at low temperatures (preferably  $700\text{-}800^\circ\text{C}$ ), reducing the risk of diffusing (e.g. p body) implantations present in the device at that stage.

(Figure 4C)






Fig. 4A




Fig. 4B




Fig. 4C




Fig. 4D




Fig. 5A




Fig. 5B




Fig. 5C




Fig. 5D

PCT Application

**IB0306026**



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☒ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**